Flexible Multi-Core Platform for a Multiple-Format Video Decoder

نویسندگان

  • Hyun-Ho Jo
  • Yong-Jo Ahn
  • Dae-Beom Kang
  • Bongil Ji
  • Dong-Gyu Sim
  • Jae-Jin Lee
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A novel architecture for parallel multi-view HEVC decoder on mobile device

The multi-view HEVC (MV-HEVC) extension was finalized in July of 2014 by the Moving Picture Experts Group and the Video Coding Experts Group. Recently, multi-view videos based on stereo representations are becoming widely popular. Also, a variety of multimedia contents are now available for mobile devices. A real-time multi-view video decoder is therefore needed. In mobile devices, a real-time ...

متن کامل

Parallel Modelling Paradigm in Multimedia Applications: Mapping and Scheduling onto a Multi-Processor System-on-Chip Platform

Multi-processor systems have appeared as a promising alternative to face the difficulties of creating even faster uni-processor systems using latest technologies. Emerging design paradigms such as Multiprocessor System-ona-Chip (MpSoC) offer high levels of performance and flexibility and at the same time promise low-cost, reliable and power-efficient implementations. However, the design complex...

متن کامل

AVS-M Audio: Algorithm and Implementation

In recent years, AVS-M audio standard targeting at wireless network and mobile multimedia applications has been developed by China Audio and Video Coding Standard Workgroup. AVS-M demonstrates a similar framework with AMR-WB+. This paper analyses the whole framework and the core algorithms of AVS-Mwith an emphasis on the implementation of the real-time encoder and decoder on DSP platform. A com...

متن کامل

Evaluating Large System-on-Chip on Multi-FPGA Platform

This paper presents a configurable base architecture tailorable for different applications. It allows simple and rapid way to evaluate and prototype large Multi-Processor System-on-Chip architectures on multiple FPGAs with support to Globally Asynchronous Locally Synchronous scheme. It allows early hardware/software co-verification and optimization. The architecture abstracts the underlying har...

متن کامل

High Efficiency Video Decoding on Multicore Processor

In this paper we present a High Efficiency Video Coding(HEVC) decoder implemented using multicore processor. HEVC can support Ultra High Definition (UHD) digital TV and resolution up to 8192x4320. It aims to achieve compression rate in the range of 50% bit-rate relative to existing standards. And decoding speed should be over the 30 fps(frames per second). Although multicore processors have suf...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Signal Processing Systems

دوره 80  شماره 

صفحات  -

تاریخ انتشار 2015